Email Record: Transistor level modeling for analog/RF IC design /